JPS6248252B2 - - Google Patents
Info
- Publication number
- JPS6248252B2 JPS6248252B2 JP53094162A JP9416278A JPS6248252B2 JP S6248252 B2 JPS6248252 B2 JP S6248252B2 JP 53094162 A JP53094162 A JP 53094162A JP 9416278 A JP9416278 A JP 9416278A JP S6248252 B2 JPS6248252 B2 JP S6248252B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- branch
- address
- control
- encoded instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/22—Microcontrol or microprogram arrangements
- G06F9/26—Address formation of the next micro-instruction ; Microprogram storage or retrieval arrangements
- G06F9/262—Arrangements for next microinstruction selection
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US05/821,942 US4195339A (en) | 1977-08-04 | 1977-08-04 | Sequential control system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5428537A JPS5428537A (en) | 1979-03-03 |
JPS6248252B2 true JPS6248252B2 (en]) | 1987-10-13 |
Family
ID=25234661
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9416278A Granted JPS5428537A (en) | 1977-08-04 | 1978-08-03 | Sequence control system |
Country Status (3)
Country | Link |
---|---|
US (1) | US4195339A (en]) |
JP (1) | JPS5428537A (en]) |
GB (1) | GB1579006A (en]) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4347582A (en) * | 1980-04-23 | 1982-08-31 | Siemens Corporation | Central timer unit for buffering control data in a telecommunications system |
US4398085A (en) * | 1980-11-25 | 1983-08-09 | The United States Of America As Represented By The Secretary Of The Air Force | Universal timing array |
US4449185A (en) * | 1981-11-30 | 1984-05-15 | Rca Corporation | Implementation of instruction for a branch which can cross one page boundary |
JPS6058881A (ja) * | 1983-09-12 | 1985-04-05 | Canon Inc | 印字装置 |
US4603384A (en) * | 1983-11-25 | 1986-07-29 | Texas Instruments Incorporated | Data processing system with multiple memories and program counter |
JPH0795269B2 (ja) * | 1988-11-04 | 1995-10-11 | 富士通株式会社 | 命令コードのデコード装置 |
US5317724A (en) * | 1992-04-01 | 1994-05-31 | Helix Research & Development, Inc. | Simplex sequence controller |
US5594765A (en) * | 1995-01-03 | 1997-01-14 | Hyundai Electronics America | Interleaved and sequential counter |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3774166A (en) * | 1963-09-30 | 1973-11-20 | F Vigliante | Short-range data processing transfers |
US3402396A (en) * | 1965-07-02 | 1968-09-17 | Honeywell Inc | Data processing apparatus |
US3593306A (en) * | 1969-07-25 | 1971-07-13 | Bell Telephone Labor Inc | Apparatus for reducing memory fetches in program loops |
US3673573A (en) * | 1970-09-11 | 1972-06-27 | Rca Corp | Computer with program tracing facility |
US4063310A (en) * | 1973-07-25 | 1977-12-13 | Pye Limited | Sampler control system for chromatograph analytical apparatus |
US3900835A (en) * | 1973-09-24 | 1975-08-19 | Digital Equipment Corp | Branching circuit for microprogram controlled central processor unit |
US3972026A (en) * | 1974-09-23 | 1976-07-27 | Hewlett-Packard Company | Linked list encoding method and control apparatus for refreshing a cathode ray tube display |
US3990052A (en) * | 1974-09-25 | 1976-11-02 | Data General Corporation | Central processing unit employing microprogrammable control for use in a data processing system |
US3961313A (en) * | 1974-12-04 | 1976-06-01 | International Business Machines Corporation | Computer control apparatus |
JPS51149735A (en) * | 1975-06-17 | 1976-12-22 | Fujitsu Ltd | Microprocessor with program,memory and address expansion hunction |
JPS6020767B2 (ja) * | 1975-06-24 | 1985-05-23 | 日本電気株式会社 | 情報探索機能を有する電子計算機 |
US4053944A (en) * | 1976-04-30 | 1977-10-11 | International Business Machines Corporation | Microprocessor controlled signal pattern detector |
-
1977
- 1977-08-04 US US05/821,942 patent/US4195339A/en not_active Expired - Lifetime
-
1978
- 1978-05-09 GB GB18481/78A patent/GB1579006A/en not_active Expired
- 1978-08-03 JP JP9416278A patent/JPS5428537A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
US4195339A (en) | 1980-03-25 |
JPS5428537A (en) | 1979-03-03 |
GB1579006A (en) | 1980-11-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3470542A (en) | Modular system design | |
JP2595314B2 (ja) | 誤書き込み防止機能を備えたicカ―ド | |
US5068783A (en) | Microcomputer having a built-in prom for storing an optional program | |
JPS6322336B2 (en]) | ||
US4586181A (en) | Test pattern generating apparatus | |
US3395392A (en) | Expanded memory system | |
US4685080A (en) | Microword generation mechanism utilizing separate programmable logic arrays for first and second microwords | |
JPS6248252B2 (en]) | ||
US5046040A (en) | Microprogram control apparatus using don't care bits as part of address bits for common instructions and generating variable control bits | |
US4162519A (en) | Data processor with address allocation to operations | |
US4287559A (en) | Electronic microprocessor system having two cycle branch logic | |
JP3578175B2 (ja) | メモリワードの管理回路 | |
US4100606A (en) | Key debounce system for electronic calculator or microprocessor | |
US4112495A (en) | Electronic calculator or microprocessor having a selectively loadable instruction register | |
US4641278A (en) | Memory device with a register interchange function | |
US3480917A (en) | Arrangement for transferring between program sequences in a data processor | |
US5155826A (en) | Memory paging method and apparatus | |
US4101967A (en) | Single bit logic microprocessor | |
US7877575B2 (en) | Microprocessor | |
JPS6365969B2 (en]) | ||
US4931989A (en) | Microword generation mechanism utilizing a separate programmable logic array for first microwords | |
US7058832B2 (en) | Idle power reduction for state machines | |
JPS595937B2 (ja) | 電子計算装置 | |
JP3102754B2 (ja) | 情報利用回路 | |
KR100230184B1 (ko) | 기억테이블 룩업 장치 및 방법 |